



8		7		6		5		4		3		2		1			
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.												C		681298	PRODUCTION RELEASED	03/11/09	?
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																	
M97A MLB SCHEMATIC																	
REFERENCED FROM T18																	
03/11/2009																	
D																	
C																	
B																	
A																	
Schematic / PCB #'s																	
PART NUMBER QTY DESCRIPTION REFERENCE DES CRITICAL BOM OPTION																	
051-7918 1 SCHEM,MLB,M97A SCH CRITICAL																	
820-2327 1 PCBF,MLB,M97 PCB CRITICAL																	
8																	
7																	
6																	
5																	
4																	
3																	
2																	
1																	



M97 POWER SYSTEM ARCHITECTURE



Power Block Diagram

SYNC_MASTER=DRAGON SYNC_DATE=03/13/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	3	109

8		7		6		5		4		3		2		1	
Revision History															
BOM CHANGES FROM M97:															
<div><div><div>- REMOVE U5850, L5850, R5854, R5855, C5850, C5855, J5815 ON BETTER BOM.</div><div>- STUFF R5932</div><div>- CHANGE R6302 FROM 10K(114S315) TO 1K(114S0218).</div><div>- STUFF L6300</div><div>- NOSTUFF L6301</div><div>- UPDATE CPU APNS TO R0 STEPPING</div><div>- UPDATE M97A 630 NUMBERS AND SEE CODES AND 051 NUMBER.</div><div>- UPDATE 341 NUMBERS FOR SMC AND BOOTROM.</div><div>- CHANGE U3700 FROM 38S0570 TO 38S0594. REALTEK PHY WITH ALDPS FIXED.</div><div>- ADD MOLEX SODIMM CONNECTORS AS ALTERNATE</div><div>- CHANGE R9717 R9722 FROM 11 OHM(105S198) TO 0OHM(116S0004).</div><div>- CHANGE R9730 FROM 0.1OHM(114S0538) TO 0OHM(116S0004).</div><div>- CHANGE J3900 FROM 514-0596 TO 514-0636</div><div>- CHANGE J4600 AND J4610 FROM 514-0606 TO 514-0638.</div><div>- CHANGE J9400 FROM 514-0610 TO 514-0637</div><div>- ADD INTERSIL ISL60002(353S1381) AS ALTERNATE FOR TI REF3333(353S1912).</div></div></div>															
</															



JTAG Scan Chain

SYNC_MASTER=BEN SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8	7	6	5	4	3	2	1
Functional Test Points							
D	Fan Connectors		RIGHT CLUTCH CONN		DEBUG VOLTAGE		
	1800	TRUE PP5VRT S0 (NEED 3 TP) 703 805	1800	TRUE PP5V S3 BTCAMERA F 3107	1800	TRUE PPVCORE S0 CPU 807	
	1801	TRUE FAN RT PWM 4604	1800	TRUE PCIE MINI D2R P 1786 3107 7303	1800	TRUE PPCPUVTT S0 807	
	1802	TRUE FAN RT TACH 4604	1800	TRUE PCIE MINI D2R N 1786 3107 7303	1800	TRUE PPVCORE S0 MCP 807	
		(NEED TO ADD 3 GND TP)	1800	TRUE PCIE MINI R2D P 3107 7303	1800	TRUE PP0V75 S0 807	
	MIC FUNC_TEST		1800	TRUE PCIE MINI R2D N 3107 7303	1800	TRUE PP1V05 S0 807	
	1803	TRUE MIC HI CONN 5481 5402	1800	TRUE PCIE CLK100M MINI CONN P 3107 7303	1800	TRUE PP1V5 S0 887	
	1804	TRUE MIC LO CONN 5481 5402	1800	TRUE PCIE CLK100M MINI CONN N 3107 7303	1800	TRUE PP1V8 S0 887	
	1805	TRUE MIC SHLD CONN 5402 5546	1800	TRUE USB CAMERA CONN P 3187 7403	1800	TRUE PP5VRT S0 707 805	
			1800	TRUE USB CAMERA CONN N 3187 7403	1800	TRUE PP3V3 S0 805	
C	SPEAKER FUNC_TEST		1800	TRUE PP5V WLAN 703 3105	1800	TRUE PP1V5 S3 803	
	1806	TRUE SPKRAMP L N OUT 5382 5402	1800	TRUE PCIE WAKE L 1786 2305 3107	1800	TRUE PP3V3 S3 785 803	
	1807	TRUE SPKRAMP L P OUT 5382 5402	1800	TRUE SMBUS SMC A S3 SCL 785 4202 7603	1800	TRUE PP5VLT S3 803	
	1808	TRUE SPKRAMP R N OUT 5303 5402	1800	TRUE SMBUS SMC A S3 SDA 785 4202 7603	1800	TRUE PP1V1R1V05 S5 883	
	1809	TRUE SPKRAMP R P OUT 5303 5402	1800	TRUE CONN USB2 BT P 3187 7403	1800	TRUE PP3V3 S5 883	
	1810	TRUE SPKRAMP SUB N OUT 5382 5402	1800	TRUE CONN USB2 BT N 3187 7483	1800	TRUE PP3V42 G3H 7A7 785 801	
	1811	TRUE SPKRAMP SUB P OUT 5302 5402	1800	TRUE MINI CLKREQ O L 3107	1800	TRUE PPBUS G3H 801	
			1800	TRUE MINI RESET CONN L 31A7	1800	TRUE PP3V3 ENET PHY 881	
				(NEED TO ADD 3 GND TP)	1800	TRUE PP1V2R1V05 ENET 881	
					1800	TRUE PP3V3 G3 RTC 2108 22A5 26D4	
B	THERMAL FUNC_TEST		SATA HDD CONN (NEED 4 TP)		PP5V WLAN 705 3105		
	1812	TRUE MCPTHMSNS D2 P 4585 7703	1810	TRUE PP5V S0 HDD FLT 703 3687	1810	TRUE PP5V SW ODD 787 3603	
	1813	TRUE MCPTHMSNS D2 N 4585 7703	1810	TRUE SATA HDD R2D P 36A7 73A3	1810	TRUE PP5V S0 HDD FLT 705 3687	
			1810	TRUE SATA HDD R2D N 36A7 73A3	1810	TRUE PP3V3 S5 AVREF SMC 39D4 400E	
	LVDS FUNC_TEST		1810	TRUE SATA HDD D2R C P 36A7 73A3	1810	TRUE PP18V5 S3 705 4801 4803	
	1814	TRUE PP3V3 LCDVDD SW F 703 6602	1810	TRUE SATA HDD D2R C N 36A7 73A3	1810	TRUE PP3V3 S3 LDO 707 6602	
	1815	TRUE PP3V3 S0 LCD F 6603	1810	TRUE SATA ODD R2D N 787 3605 73A3	1810	TRUE PPVOUT S0 LCDBKLT 6986 6988 69C4 69C8	
	1816	TRUE PPVOUT S0 LCDBKLT 703 6682 69B3 69C1		(NEED TO ADD 4 GND TP)	1810	TRUE BKL VREF 4V9 51A3 51D3 52D6	
	1817	TRUE LVDS IG DDC CLK 18A3 6605	IPD_FLEX_CONN		1810	TRUE PP4V6 AUDIO ANALOG 39D5 64D8	
	1818	TRUE LVDS IG DDC DATA 18A3 6605	1810	TRUE PP3V3 S3 LDO 703 4884 4803	1810	TRUE SMC PM G2 EN 21C3 39C5 40A2 64C8	
A	1819	TRUE LVDS IG A DATA N<0> 1883 6602 7383	1810	TRUE PP18V5 S3 703 4801 4803	1810	TRUE PM SLP S4 L 21C3 34B7 39C5 41A5 64D5 68D8	
	1820	TRUE LVDS IG A DATA P<0> 1883 6602 7383	1810	TRUE TPAD GND F 4884 4803 48C4 48C7			
	1821	TRUE LVDS IG A DATA N<1> 1883 6602 7383	1810	TRUE Z2 CS L 4708 4803			
	1822	TRUE LVDS IG A DATA P<1> 1883 6602 7383	1810	TRUE Z2 DEBUG3 4708 4803			
	1823	TRUE LVDS IG A DATA N<2> 1883 6602 7383	1810	TRUE Z2 MOSI 4708 4803			
	1824	TRUE LVDS IG A DATA P<2> 1883 6602 7383	1810	TRUE Z2 SCLK 4708 4803			
	1825	TRUE LVDS IG A CLK F N 6602 7383	1810	TRUE Z2 MISO 4708 4803			
	1826	TRUE LVDS IG A CLK F P 6602 7383	1810	TRUE Z2 SCLK 4708 4803			
	1827	TRUE LED RETURN 1 6683 6901	1810	TRUE Z2 BOOST EN 4803 4805			
	1828	TRUE LED RETURN 2 6683 6901	1810	TRUE Z2 HOST INTN 47D8 4803			
	1829	TRUE LED RETURN 3 6683 6901	1810	TRUE Z2 BOOT CFG1 4708 4803			
	1830	TRUE LED RETURN 4 6683 6981	1810	TRUE Z2 CLKIN 470E 4803			
	1831	TRUE LED RETURN 5 6683 6981	1810	TRUE Z2 KEY ACT L 4708 4801			
	1832	TRUE LED RETURN 6 6683 6981	1810	TRUE Z2 RESET 4708 4801			
		(NEED TO ADD 5 GND TP)	1810	TRUE PSOC MISO 4708 4801			
	SATA ODD CONN		1810	TRUE PSOC MOSI 4708 4801			
1833	TRUE PP5V SW ODD (NEED 4 TP) 703 3603	1810	TRUE PSOC SCLK 4708 4801				
1834	TRUE SMC ODD DETECT 36B7 39B8	1810	TRUE SMBUS SMC A S3 SDA 705 4202 7603				
1835	TRUE SATA ODD D2R C P 36B5 73A3	1810	TRUE SMBUS SMC A S3 SCL 705 4202 7603				
1836	TRUE SATA ODD D2R C N 36B5 73A3	1810	TRUE PSOC F CS L 4708 4801				
1837	TRUE SATA ODD R2D P 36C5 73A3	1810	TRUE PICKB L 47D8 4801				
1838	TRUE SATA ODD R2D N 705 3605 73A3						
	(NEED TO ADD 4 GND TP)	KEYBOARD CONN		PP3V3 S3 703 803			
DC POWER CONN		1839	TRUE PP3V42 G3H 7A7 703 801	WS KBD1 470E 47D2			
1839	TRUE PP18V5 DCIN FUSE (NEED 3 TP) 56D6	1839	TRUE WS KBD2 470E 47D2	WS KBD3 470E 47D2			
1840	TRUE ADAPTER SENSE 56D7	1839	TRUE WS KBD4 470E 47D2	WS KBD5 470E 47D2			
	(NEED TO ADD 4 GND TP)	1839	TRUE WS KBD6 470E 47D2	WS KBD7 470E 47D2			
BATT POWER CONN		1839	TRUE WS KBD8 470E 47D2	WS KBD9 470E 47D2			
1841	TRUE PPVBAT G3H CONN F (NEED 3 TP) 56A8	1839	TRUE WS KBD10 470E 47D2	WS KBD11 470E 47D2			
1842	TRUE GND BATT CONN (NEED 3 TP) 56A8	1839	TRUE WS KBD12 470E 47D2	WS KBD13 470E 47D2			
1843	TRUE SMBUS SMC BSA SCL 7A7 42C5 76D3	1839	TRUE WS KBD14 470E 47D2	WS KBD15 CAP 4702 470E			
1844	TRUE SMBUS SMC BSA SCL 7A7 787 42C5 76D3	1839	TRUE WS KBD16 NUM 4702	WS KBD17 4702 47D6			
1845	TRUE SMC BS ALRT L 39C5 40B2 56A8	1839	TRUE WS KBD18 4702 47D7	WS KBD19 4702 47D7			
BATT SIGNAL CONN		1839	TRUE WS KBD20 4702 47D7	WS KBD21 4702 47D7			
1846	TRUE PP3V42 G3H (NEED 3 TP) 785 703 801	1839	TRUE WS KBD22 4702 47D7	WS KBD23 4702 47D7			
1847	TRUE SMBUS SMC BSA SCL 7A7 787 42C5 76D3	1839	TRUE WS KBD_ONOFF L 4702	WS KBD_LEFT SHIFT KBD 4783 4785 47C2			
1848	TRUE SMBUS SMC BSA SCL 7A7 787 42C5 76D3	1839	TRUE WS KBD17 4702 47D6	WS KBD_LEFT OPTION KBD 4783 4785 47C2			
1849	TRUE SMC BIL BUTTON DB L 56A5	1839	TRUE WS KBD18 4702 47D7	WS KBD_CONTROL KBD 4783 4785 47C2			
	(NEED TO ADD 3 GND TP)	1839	TRUE WS KBD19 4702 47D7	(NEED TO ADD 1 GND TP)			
FRONT FLEX CONN		1839	TRUE WS KBD20 4702 47D7				
1850	TRUE PP3V42 G3H LIDSWITCH_R 38B6	1839	TRUE WS KBD21 4702 47D7				
1851	TRUE PP5V S3 IR_R 38B6	1839	TRUE WS KBD22 4702 47D7				
1852	TRUE IR_RX_OUT 38B4 38C4	1839	TRUE WS KBD23 4702 47D7				
1853	TRUE SMC LID_R 38B6	1839	TRUE WS KBD_ONOFF_L 4702				
1854	TRUE SYS_LED_ANODE_R 38B6	1839	TRUE WS LEFT_SHIFT_KBD 4783 4785 47C2				
	(NEED TO ADD 2 GND TP)	1839	TRUE WS LEFT_OPTION_KBD 4783 4785 47C2				
		1839	TRUE WS_CONTROL_KBD 4783 4785 47C2				
			(NEED TO ADD 1 GND TP)				
		KBD BACKLIGHT CONN					
1855	TRUE KBDLED_ANODE 48A4	(NEED TO ADD 2 GND TP)					
8	7	6	5	4	3	2	1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

A




206 mA (A01)



57 mA (A01)

127 mA (A01)


43 mA (A01)



"S5" RAILS




"ENET" RAILS





SYNC_MASTER=BEN

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7918	REV.
SCALE NONE	SHT 8	OF 109





SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

CPU FSB

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

DRAWING NUMBER
051-7918

SCALE
NONE

REV.
C

SHT
10

OF
109

D

C

B

A

D


C

B

A

SYNC FROM T18
CHANGE CPU FROM SOCKET TO BGA SYMBOL

Current numbers from Merom for Santa Rosa EMTS, doc #20905.



CPU Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	11	109

D

C

B

A

D


C

B

A


CPU VCore HF and Bulk Decoupling

4X 330UF. 20X 22UF 0805




VCCA (CPU AVdd) DECOUPLING

1x 10uF, 1x 0.01uF



VCCP (CPU I/O) DECOUPLING

1x 330uF, 6x 0.1uF 0402



SYNC FROM T18
REMOVE NO STUFF CAPS C1220 TO C1231
REMOVE C1244 & C1245
CHANGE C1240-C1243 AND C1260 FROM 128S0241(9 MILLI-OHM) TO 128S0231(6 MILLI-OHM)

CPU Decoupling

SYNC_MASTER=RAYMOND

SYNC_DATE=03/31/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER
051-7918

REV.
C

SCALE
NONE

SHT
12

OF
109

D

C

B

A


D

C

B


A


MCP79-specific pinout



SYNC FROM T18
CHANGE STANDARD XDP CONNECTOR TO SMALLER ONE 516S0625
RENAME JTAG_MCP_TDO TO JTAG_MCP_TDO_CONN
RENAME XDP_TDO TO XDP_TDO_CONN

eXtended Debug Port (XDP)	
SYNC_MASTER=T18_MLB	SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		13	109





MCP Memory Interface

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE

NONE

D

DRAWING NUMBER

051-7918

REV.

C

SCALE

SHT

15

OF

109

D

C

B


A

D

C

B

A



MCP Memory Misc

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHT 16	OF 109







MCP SATA & USB

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE		SHT	OF
NONE		20	109



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L

R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.

NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.

NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.




BUF_SIO_CLK Frequency	
Frequency	HDA_SYNC
24 MHz	1
14.31818 MHz	0

SPI Frequency Select		
Frequency	SPI_DO	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=06/26/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	21	109



MCP79 A01 Silicon Support

SYNC_MASTER=T18_MLB

SYNC_DATE=03/08/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7918		c
SCALE		SHT	OF	
NONE		24	109	



MCP Standard Decoupling

SYNC_MASTER=T18_MLB

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY








THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
	SCALE	SHT	OF
	NONE	25	109




```

SYNC FROM T18
REMOVE MCP 27MHZ CRYSTAL CRICUIT SINCE NOT SUPPORTING TV-OUT
REMOVE DAC TERMINATIONS R2665,C2665 AND R2670 TO R2672
NOSTUFF PP3V3_S0_MCP_DAC RAIL COMPONENTS (L2650 AND C2650)
CHANGE C2651 TO R2651 TO GND PP3V3_S0_MCP_DAC

```

MCP Graphics Support	
SYNC_MASTER=T18_MLB	SYNC_DATE=12/12/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. c
	SCALE NONE	SHT OF 26 109	

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- VREFMRGN
- NO_VREFMRGN

DAC channel
Min DAC code
Max DAC code
Max sink I
Max source I
Nominal Vref
Min Vref
Max Vref
Vref Stepping
(per DAC LSB)

MEM A VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV


MEM A VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF DQ
A
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

MEM B VREF CA
B
0x00
0x87
-3.75 mA
5 mA
0.75 V
0.375 V
1.250 V
6.5 mV

CPU FSB VREF
C
0x00
0x55
-0.91 mA
0.52 mA
0.70 V
0.091 V
1.044 V
11.2 mV

SO-DIMM A and SO-DIMM B Vref settings should be margined separately
(i.e. not simultaneously) due to current limitation of TPS51116 regulator.



ADDR=0x30 (WR) / 0x31 (RD)

ADDR=0x98 (WR) / 0x99 (RD)

Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3 Vref Margining

SYNC_MASTER=BEN SYNC_DATE=03/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	29	109



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA


BOM options provided by this page:


(NONE)

DDR3 DECOUPLING AND GROUND RETURN CAPS (CONNECTOR SIDE)

"Factory" (top) slot

DDR3 SO-DIMM Connector A		
SYNC_MASTER=BN	SYNC_DATE=06/30/2008	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		





5V S3 WLAN FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	0.8 A (EDP)

AIRPORT

ALS CAMERA

BLUETOOTH

Right Clutch Connector

SYNC_MASTER=YITE SYNC_DATE=04/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	c
SCALE	SHT	OF
NONE	34	109



VENICE CONNECTOR		
SYNC_MASTER=YITE		SYNC_DATE=03/13/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
SCALE	NONE	SHT	OF
		35	109

D

C

B


A

D

C

B

A



Ethernet PHY (RTL8211CL)

SYNC_MASTER=SUMA

SYNC_DATE=05/23/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7918

REV.

C

SCALE

NONE

SHT

37

OF

109

D

C

B

A

D

C


B

A

WLAN Enable Generation

"WLAN" = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))

NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.




3.3V ENET FET

@ 2.5V Vgs:
Rds(on) = 90mOhm max
I(max) = 1.7A (85C)

CRITICAL


Q3810
NTR4101P
SOTC-23-HP



MOBILE:

Recommend aliasing PM_SLP_RMGT_L and
=P3V3ENET_EN. Nets separated on
ARB for alternate power options.

1.05V ENET FET




Non-ARB:

Recommend aliasing PM_SLP_RMGT_L and
=P1V05ENET_EN. Nets separated on
ARB for alternate power options.

RTL8211 25MHz Clock

NOTE: MCP79 can provide 25MHz clock, but clock runs whenever RMGT rails are powered.
Designs must ensure PHY is powered whenever RMGT rails are, or use separate crystal.



PLACEMENT_NOTE=place close to U1400

Ethernet & AirPort Support

SYNC_MASTER=SUMA SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7918

REV.

c

SCALE


NONE

SHT

38

OF

109



ETHERNET CONNECTOR

SYNC_MASTER=SUMA

SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	c
	SCALE	SHT	OF
	NONE	39	109



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---









C




A




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



External USB Connectors	
SYNC_MASTER=YUAN.MA	SYNC_DATE=01/18/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



CYPRESS 'ENCORE II' USB CONTROLLER



Front Flex Support

```
SYNC_MASTER=YUAN.MA
```

SYNC_DATE=05/28/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

[illegible]

APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------


051-7918

SCALE	NONE
-------	------

SCALE	SHT
-------	-----

48

109



CRITICAL
LPCPLUS
J5100
55909-0374
M-ST-SM

S5 LPCPLUS
S0 LPCPLUS

AD<0>
AD<1>

ALT MOSI
ALT MISO
FRAME L
CLKRUN L
TMS
G_RESET L
TDO
TRST L
MD1
TX L

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34


LPC CLK33M LPCPLUS
LPC AD<2>
LPC AD<3>

SPIROM USE MLB
SPI ALT CLK
SPI ALT CS L
LPC SERIRO
LPC PWRDWN L
SMC TDI
SMC TCK
SMC RESET L
SMC NMI
SMC RX L
LPCPLUS GPIO


2681 74C3
1983 39C8 74C3
1983 39C8 74C3
41C5 41C7
41C5 74A3
41B5
1987 39C8
19C3 39C5
1985 40B2
1985 40B2
19C3 40D6
19C1
37AB 39B8 39C5 40B2
18B7

516S0573


MUX SEL CONTROLLED BY FRANKCARD SWITCH ONCE CS1 IS SUPPORTED IN MCF



MCP79 REV A01 REQUIRES EXTERNAL MUX, REV B01 STILL DOES NOT SUPPORT INTERNAL MUX



ENSURES MCP79 SPI_DO OR SPI_CLK INPUT IS LOW WHEN STRAP IS LATCHED.NOT NEEDED FOR B01 OR LATER.



Schematic diagram of the SPI peripheral configuration for the LPC1114. The diagram shows three signal lines:

- SPI CLK MUX** (pins 50C6, 41C5) connected to **SPI CLK R** (pins 21B3, 41C8, 74A3) via a 5k pull-up resistor (LPCPLUS_NOT R5156) and a 0 ohm jumper.
- SPI MOSI MUX** (pins 50C3, 41C5) connected to **SPI MOSI R** (pins 21B3, 41C7, 74A3) via a 5k pull-up resistor (LPCPLUS_NOT R5157) and a 0 ohm jumper.
- SPI MISO MUX** (pins 50C3, 41B5) connected to **SPI MISO** (pins 21B3, 41B7, 74A3) via a 5k pull-up resistor (LPCPLUS_NOT R5158) and a 0 ohm jumper.

SYNC_MASTER=CHANGZHANG	SYNC_DATE=05/09/2008	7
------------------------	----------------------	---

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE D	DRAWING NUMBER 051-7918	REV. C
SCALE NONE	SHT 51	OF 109





D




C




B

A


APPLE INC.



Digital SMS




Desired orientation when
placed on board top-side:




Circle indicates pin 1 location when placed
in correct orientation

Analog SMS

```
R5921 PULLS UP SMS_PWRDN TO TURN OFF SMS WHEN PIN IS NOT BEING DRIVEN BY SMC
```





Desired orientation when
placed on board top-side:



Circle indicates pin 1 location when placed
in correct orientation


SMS	
SYNC_MASTER=YUNWU	SYNC_DATE=06/26/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
	SCALE	SHT OF	
	NONE	59	109



25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM	
SYNC_MASTER=CHANGZHANG	SYNC_DATE=05/02/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



AUDIO: CODEC

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE	SHT OF		
	NONE	62	109

D

C

B

A


D

C

B

A

MIKEY RECEIVER CKT



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	100K 5% 0402 RESISTOR	R6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	R6304	?	NOMIKEY
132S0045	1	0.001UF 50V 10% 0402 CAP	C6304	?	MIKEY
116S0004	1	0 OHMS 5% 0402 RESISTOR	C6304	?	NOMIKEY

AUDIO: MIKEY

SYNC_MASTER=AUDIO SYNC_DATE=07/03/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D


DRAWING NUMBER
051-7918

REV.
C

SCALE
NONE

SHT
63

OF
109



AUDIO0: SPEAKER AMP

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		66	109



APPLE INC.

SIZE D	DRAWING NUMBER 051-7918	REV. C
SCALE NONE	SHT 67	OF 109

AUDIO: JACK

SYNC_MASTER=AUDIO SYNC_DATE=07/01/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



DC-In & Battery Connectors		
SYNC_MASTER=JACK		SYNC_DATE=03/13/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
APPLE INC.	SIZE D	DRAWING NUMBER 051-7918
	SCALE NONE	REV. C
SHT 69		OF 109

PBUS SUPPLY / BATTERY CHARGER



5V_RT/3.3V POWER SUPPLY

$V_{OUT} = (2 * R_A / R_B) + 2$ $V_{OUT} = (2 * R_C / R_D) + 2$

ROUTING NOTE:
Place XW7203 by Pin1 OF L7260.

ROUTING NOTE:
Place XW7204 by Pin 2 of L7220.

ROUTING NOTE:
Place XW7205 by C7252.

ROUTING NOTE:
Place XW7201 between Pin 15 and Pin 25 of U7200.

PWM FREQ. = 300 KHZ
MAX CURRENT = 4A

PWM FREQ. = 375 KHZ
MAX CURRENT = 4A

SEPERATED MASTER PGOOD FOR BOTH 5V AND 3V3.


5V/3.3V SUPPLY
SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


SIZE D DRAWING NUMBER 051-7918 REV. C
SCALE NONE SHEET 72 OF 109

APPLE INC.

$$V_{OUT} = (2 * RC / RD) + 2$$


 APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7918		C
	SCALE	SHT		OF
	NONE	72		109

1.5V/0.75V(DDR3) POWER SUPPLY




STATE	PM_SLP_S4_L	PM_SLP_S3_L	PP1V5_S3	PP0V75_S0
S0	HIGH	HIGH	1.5V	0.75V
S3	HIGH	LOW	1.5V	0.0V
S5/G3HOT	LOW	LOW	0.0V	0.0V

1.5V/0.75V DDR3 SUPPLY

SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	73	109



IMVP6 CPU VCore REGULATOR

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE1	1.5 MM	0.25 MM
IMVP6 BOOT1	0.25 MM	0.25 MM
IMVP6 UGATE1	1.5 MM	0.25 MM
IMVP6 LGATE1	1.5 MM	0.25 MM
IMVP6 ISEN1	0.25 MM	0.25 MM


	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6 PHASE2	0.25 MM	0.25 MM
IMVP6 BOOT2	0.25 MM	0.25 MM
IMVP6 UGATE2	0.25 MM	0.25 MM
IMVP6 LGATE2	0.25 MM	0.25 MM
IMVP6 ISEN2	0.25 MM	0.25 MM

	MIN_LINE_WIDTH	MIN_NECK_WIDTH
IMVP6_OCSET	0.25 MM	0.20 MM
IMVP6_VSUM	0.25 MM	0.20 MM
GND_IMVP6_SGND	0.50 MM	0.20 MM
IMVP6_VO	0.25 MM	0.20 MM
IMVP6_DROOP	0.25 MM	0.20 MM
IMVP6_DFB	0.25 MM	0.20 MM
IMVP6_SOFT	0.25 MM	0.20 MM
IMVP6_RBIAS	0.25 MM	0.20 MM
IMVP6_VDIFF	0.25 MM	0.20 MM
IMVP6_FB2	0.25 MM	0.20 MM
IMVP6_FB	0.25 MM	0.20 MM
IMVP6_COMP	0.25 MM	0.20 MM
IMVP6_VV	0.25 MM	0.25 MM

IMVP6_RTIN	0.25 MM	0.25 MM
IMVP6_VSEN	0.25 MM	0.25 MM

IMVP6 CPU VCore Regulator
SYNC_MASTER=RAYMOND SYNC_DATE=01/31/2008


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7918	C
SCALE	SHT	OF
NONE	74	109

MCP VCORE / 5V S3 LEFT REGULATOR



MCP79 Rev A01 requires higher core & analog voltage

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0383	1	RES,MTL FILM,1/16W,49.9K,1,0402,SMD,LF	R7570		MCP_A01
114S0401	1	RES,MTL FILM,1/16W,78.7K,1,0402,SMD,LF	R7571		MCP_A01
114S0484	1	RES,MTL FILM,1/16W,549K,1,0402,SMD,LF	R7580		MCP_A01
114S0454	1	RES,MTL FILM,1/16W,274K,1,0402,SMD,LF	R7581		MCP_A01
114S0423	1	RES,MTL FILM,1/16W,133K,1,0402,SMD,LF	R7582		MCP_A01
114S0373	1	RES,MTL FILM,1/16W,40.2K,1,0402,SMD,LF	R7570		MCP_A01P&MCP_A01Q
114S0404	1	RES,MTL FILM,1/16W,84.8K,1,0402,SMD,LF	R7571		MCP_A01P&MCP_A01Q
114S0458	1	RES,MTL FILM,1/16W,301K,1,0402,SMD,LF	R7580		MCP_A01P&MCP_A01Q
114S0447	1	RES,MTL FILM,1/16W,237K,1,0402,SMD,LF	R7581		MCP_A01P&MCP_A01Q
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7582		MCP_A01P&MCP_A01Q

Rev A01 Production

VID<2:0>	Voltage	Voltage	MCP Target
000	+1.224V	+1.060V	+1.05V
001	+1.159V	+0.994V	+1.00V
010	+1.101V	+0.937V	+0.95V
011	+1.049V	+0.885V	+0.90V
100	+0.995V	+0.830V	+0.85V
101	+0.952V	+0.789V	+0.80V
110	+0.913V	+0.752V	+0.75V
111	+0.876V	+0.719V	+0.70V

M97 DIFFERENCES FROM LAST SYNC ON 12/05/07 TO T18 MLB:

Added C7568 bulk cap on output

Tied TON to REF

Changed Q7510 to 376S0674.

C7500 changed to 138S0638.


changed 0756E to 37660637

Changed R7514 to 280K. R7564

MCP VCORE REGULATOR			
SYNC_MASTER=SEND		SYNC_DATE=01/31/2008	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
<u>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</u>			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			
SIZE D		DRAWING NUMBER 051-7918	REV. C
SCALE NONE	SHT 75	OF 109	




CPUVTT POWER SUPPLY




CPU VTT(1.05V) SUPPLY
SYNC_MASTER=RAYMOND SYNC_DATE=02/08/2008
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7918	REV. C
	SCALE NONE	SHT 76	OF 109

1.8V S0 SWITCHER



MCP 1.05V_S5 AUXC SUPPLY



MCP79 Rev A01 requires higher voltage

	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
VOUT = 1.102V	114S0464	1	RES,MTL FILM,1/16W,348K,1%,0402,SMD,LF	R7781	MCP	A01&MCP_A01P&MCP_A01Q

MISC POWER SUPPLIES

SYNC_MASTER=RAYMOND	SYNC_DATE=01/23/2008
---------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	CASE	DRAWING NUMBER
--	------	----------------



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

051-7918


SCALE	

SCALE	


SHT

SHT

--	--




3.3V S3 FET



MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.182 A (EDP)


1.5V S0 FET

(1.5V S0 FET FOR DDR3 MEM, MCP79 AND CPU)



MOSFET	SI7108DNS
CHANNEL	N-TYPE
RDS(ON)	6 MOHM @3.5V VGS
LOADING	5A (EDP)


3.3V S0 FET




MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.431 A (EDP)

MCP79 DDRVTT FET

MCP79 DDR PAD LEAKAGE IS HIGH ENOUGH THAT NVIDIA RECOMMENDS UNPOWERING DURING SLEEP. IN ORDER TO SUPPORT UNPOWERING RAIL, HARDWARE MUST GUARANTEE MEM_CKE SIGNALS ARE LOW BEFORE RAIL IS TURNED OFF, AND REMAINS LOW UNTIL AFTER RAIL TURNS BACK ON OR DIMMS WILL EXIT SELF-REFRESH PREMATURELY. MEM_VTT_EN OUTPUT FROM MCP79 USED TO ENABLE CLAMP ON VTT RAIL, WHICH PULLS ALL CKE SIGNALS LOW THROUGH VTT TERMINATION RESISTORS.



1.05V S0 FET



MOSFET	FDC655BN
CHANNEL	N-TYPE
RDS(ON)	30 MOHM @4.0V VGS
LOADING	1.1A (EDP)

POWER FETS


SYNC_MASTER=YUAN.MA SYNC_DATE=04/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	D	DRAWING NUMBER	051-7918	REV.	C
SCALE	NONE	SHT	79	OF	109



LVDS CONNECTOR

SYNC_MASTER=NMASSYNC_DATE=04/04/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		90	109

D

C

B

A

D

C

B

A

8

7

6

5

4

3

2

1

8

7

6

5


4

3

2

1

Display Port Interoperability spec says that sources or sinks which do both DP and DVI must depend on the external adapter for pull ups on DDC lines (since DP AUX CH has 100K pull up/down on the MLB)..



1886	=MCP_HDMI_TXC_P	---	DP_ML_P<3>	---	68C8_73C3
1886	=MCP_HDMI_TXC_N	---	DP_ML_N<3>	---	MAKE_BASE=TRUE 68C8_73C3
1886	=MCP_HDMI_TXD_P<0>	---	DP_ML_P<2>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<0>	---	DP_ML_N<2>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<1>	---	DP_ML_P<1>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<1>	---	DP_ML_N<1>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_P<2>	---	DP_ML_P<0>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_TXD_N<2>	---	DP_ML_N<0>	---	MAKE_BASE=TRUE 68C1_73C3
1886	=MCP_HDMI_HPD	---	DP_HPD	---	MAKE_BASE=TRUE 68A8
18A3	=MCP_HDMI_DDC_CLK	---	DP_IG_DDC_CLK	---	67C8
18A3	=MCP_HDMI_DDC_DATA	---	DP_IG_DDC_DATA	---	MAKE_BASE=TRUE 67C8

DISPLAYPORT SUPPORT

SYNC_MASTER=AMASON SYNC_DATE=04/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7918

REV.

c

SCALE

NONE


SHT

93

OF

109

Port Power Switch



DisplayPort Connector

SYNC_MASTER=AMASON

SYNC_DATE=06/30/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



LCD BACKLIGHT DRIVER

SYNC_MASTER=YITE SYNC_DATE=08/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7918	C
SCALE		SHT	OF
NONE		97	109

*R9707, R9708, R9709, R9713, R9714, R9727, AND R9729 SHOULD AWAY FROM BOOST CIRCUIT



LCD Backlight Support

SYNC_MASTER=YITE SYNC_DATE=06/30/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D

C

B

A

D

C

B

 λ

PCI-Express

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?
MCP_PEX_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.4

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
LVDS_100D	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
MCP_DV_COMP	*	Y	20 MIL	20 MIL	=STANDARD	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length.
DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps.
DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals.

Max length of LVDS/DisplayPort/TMDs traces: 12 inches.

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4x_DIELECTRIC	?
SATA_TERM	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

4

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
	PCIE 90D	PCIE	PCIE MINI R2D P
	PCIE 90D	PCIE	PCIE MINI R2D N
	PCIE 90D	PCIE	PCIE MINI R2D C P
	PCIE 90D	PCIE	PCIE MINI R2D C N
	PCIE 90D	PCIE	PCIE MINI D2R P
	PCIE 90D	PCIE	PCIE MINI D2R N
	PCIE 90D	PCIE	PCIE FC R2D P
	PCIE 90D	PCIE	PCIE FC R2D N
	PCIE 90D	PCIE	PCIE FC R2D C P
	PCIE 90D	PCIE	PCIE FC R2D C N
	PCIE 90D	PCIE	PCIE FC D2R P
	PCIE 90D	PCIE	PCIE FC D2R N
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M MINI P
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M MINI N
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M MINI CONN P
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M MINI CONN N
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M FC P
	CLK_PCIE 100D	CLK_PCIE	PCIE CLK100M FC N
		MCP_PEX_COMP	MCP_PEX_CLK_COMP
	DP 100D	DISPLAYPORT	TMDS IG TXC P
	DP 100D	DISPLAYPORT	TMDS IG TXC N
	DP 100D	DISPLAYPORT	TMDS IG TXD P<2..0>
	DP 100D	DISPLAYPORT	TMDS IG TXD N<2..0>
	DP 100D	DISPLAYPORT	DP ML P<3..0>
	DP 100D	DISPLAYPORT	DP ML C P<3..0>
	DP 100D	DISPLAYPORT	DP ML N<3..0>
	DP 100D	DISPLAYPORT	DP ML C N<3..0>
	DP 100D	DISPLAYPORT	DP IG AUX CH P
	DP 100D	DISPLAYPORT	DP IG AUX CH N
	DP 100D	DISPLAYPORT	DP AUX CH SW P
	DP 100D	DISPLAYPORT	DP AUX CH SW N
	DP 100D	DISPLAYPORT	DP AUX CH C P
	DP 100D	DISPLAYPORT	DP AUX CH C N
	MCP_DW_COMP		MCP HDMI RSET
	MCP_DW_COMP		MCP HDMI VPROBE
	LVDS 100D	LVDS	LVDS IG A CLK P
	LVDS 100D	LVDS	LVDS IG A CLK F P
	LVDS 100D	LVDS	LVDS IG A CLK N
	LVDS 100D	LVDS	LVDS IG A CLK F N
	LVDS 100D	LVDS	LVDS IG A DATA P<2..0>
	LVDS 100D	LVDS	LVDS IG A DATA N<2..0>
	DP 100D	DISPLAYPORT	DP ML CONN P<3..0>
	DP 100D	DISPLAYPORT	DP ML CONN N<3..0>
	MCP_DW_COMP		MCP IFPAB RSET
	MCP_DW_COMP		MCP IFPAB VPROBE
	SATA 100D_HDD	SATA	SATA HDD R2D C P
	SATA 100D_HDD	SATA	SATA HDD R2D C N
	SATA 100D_HDD	SATA	SATA HDD R2D P
	SATA 100D_HDD	SATA	SATA HDD R2D N
	SATA 100D_HDD	SATA	SATA HDD R2D UF P
	SATA 100D_HDD	SATA	SATA HDD R2D UF N
	SATA 100D_HDD	SATA	SATA HDD D2R P
	SATA 100D_HDD	SATA	SATA HDD D2R N
	SATA 100D_HDD	SATA	SATA HDD D2R C P
	SATA 100D_HDD	SATA	SATA HDD D2R C N
	SATA 100D_HDD	SATA	SATA HDD D2R UF P
	SATA 100D_HDD	SATA	SATA HDD D2R UF N
	SATA 100D	SATA	SATA ODD R2D C P
	SATA 100D	SATA	SATA ODD R2D C N
	SATA 100D	SATA	SATA ODD R2D P
	SATA 100D	SATA	SATA ODD R2D N
	SATA 100D	SATA	SATA ODD R2D UF P
	SATA 100D	SATA	SATA ODD R2D UF N
	SATA 100D	SATA	SATA ODD D2R P
	SATA 100D	SATA	SATA ODD D2R N
	SATA 100D	SATA	SATA ODD D2R C P
	SATA 100D	SATA	SATA ODD D2R C N
	SATA 100D	SATA	SATA ODD D2R UF P
	SATA 100D	SATA	SATA ODD D2R UF N
		SATA_TERMP	MCP SATA TERMP

MCP Constraints 1

SYNC_MASTER=T18_MLB

SYNC_DATE=01/04/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

0520	DEALING NUMBER
------	----------------



APPLE INC.

SIZE

DRAWING NUMBER

V.

SCALE	

SHT

NON

102

09



<